

WHAT IS CLAIMED IS:

1                   1.       A circuit comprising:  
2                   a phase detector circuit receiving a reference clock signal and a feedback clock  
3 signal;  
4                   a charge pump circuit coupled to the phase detector circuit; and  
5                   a voltage controlled oscillator coupled to the charge pump, wherein the  
6 voltage controlled oscillator comprises,  
7                   a first multiplexer having inputs coupled to first and second outputs of the  
8 voltage controlled oscillator,  
9                   a first variable impedance circuit coupled to a third output of the voltage  
10 controlled oscillator and the charge pump circuit, and  
11                   a first capacitance coupled to the first variable impedance circuit.

1                   2.       The circuit of claim 1 wherein the voltage controlled oscillator further  
2 comprises:  
3                   a second multiplexer having inputs coupled to the third output and a fourth  
4 output of the voltage controlled oscillator;  
5                   a second variable impedance circuit coupled to the second output of the  
6 voltage controlled oscillator and the charge pump circuit; and  
7                   a second capacitance coupled to the second variable impedance circuit.

1                   3.       The circuit of claim 2 wherein the first and the second variable  
2 impedance circuits each comprise a transistor that has a gate coupled to the charge pump  
3 circuit.

1                   4.       The circuit of claim 2 wherein the voltage controlled oscillator further  
2 comprises:  
3                   a third multiplexer having inputs coupled to the third output and the fourth  
4 output of the voltage controlled oscillator;  
5                   a third variable impedance circuit coupled to the fifth output of the voltage  
6 controlled oscillator and to the charge pump; and  
7                   a third capacitance coupled to the third variable impedance circuit.

1                   5.       The circuit of claim 1 further comprising a level shift circuit coupled  
2 between the voltage controlled oscillator and the charge pump circuit.

1                   6.       A method for generating an output clock signal, the method  
2 comprising:  
3                   generating a signal indicative of a phase difference between a reference clock  
4 signal and a feedback clock signal;  
5                   adjusting an output signal of a charge pump in response to the phase  
6 difference signal;  
7                   selecting a first signal or a second signal to provide a third signal using a first  
8 multiplexer, wherein the first, the second, and the third signals are output signals of a voltage  
9 controlled oscillator;  
10                  providing a delay to the third signal that is based on a first capacitance; and  
11                  varying an impedance of a first variable impedance circuit in response to the  
12 output signal of the charge pump to vary the first capacitance.

1                   7.       The method of claim 6 further comprising:  
2                   selecting the third signal or a fourth signal to provide the second signal using a  
3 second multiplexer;  
4                   providing a delay to the second signal based on a second capacitance; and  
5                   varying an impedance of a second variable impedance circuit in response to  
6 the output signal of the charge pump to vary the second capacitance.

1                   8.       The method of claim 7 further comprising:  
2                   selecting the third signal or the fourth signal to provide a fifth signal using a  
3 third multiplexer;  
4                   providing a delay to the fifth signal that is based on a third capacitance; and  
5                   varying an impedance of a third variable impedance circuit in response to the  
6 output signal of the charge pump to vary the third capacitance.

1                   9.       The method of claim 8 further comprising:  
2                   selecting the fifth signal or a sixth signal to provide the fourth signal using a  
3 fourth multiplexer;  
4                   providing a delay to the fourth signal that is based on a fourth capacitance; and  
5                   varying an impedance of a fourth variable impedance circuit in response to the  
6 output signal of the charge pump to vary the fourth capacitance.

1                    10.     A method for generating an output clock signal, the method  
2 comprising:  
3                    generating a signal indicative of a phase difference between a reference clock  
4 signal and a feedback clock signal using a phase detector;  
5                    generating a signal from a charge pump in response to the signal from the  
6 phase detector;  
7                    providing a delay to a first output signal of a voltage controlled oscillator that  
8 is based on a first capacitance;  
9                    adjusting the frequency of the first output signal by varying an impedance of a  
10 first variable impedance circuit in response to the charge pump signal; and  
11                    providing the first output signal of the voltage controlled oscillator as the  
12 output clock signal.

1                    11.     The method of claim 10 further comprising:  
2                    providing a delay to a second output signal of the voltage controlled oscillator  
3 that is based on a second capacitance, wherein the second capacitance is coupled to a second  
4 variable impedance circuit that is responsive to the charge pump signal.

1                    12.     The method of claim 11 wherein the voltage controlled oscillator  
2 includes:  
3                    a first multiplexer coupled to the first variable impedance circuit; and  
4                    a second multiplexer coupled to the second variable impedance circuit.

1                    13.     The method of claim 11 further comprising:  
2                    providing a delay to a third output signal of the voltage controlled oscillator  
3 that is based on a third capacitance, wherein the third capacitance is coupled to a third  
4 variable impedance circuit that is responsive to the charge pump signal.

1                    14.     The method of claim 13 further comprising:  
2                    selecting from among the first, the second, and the third output signals of the  
3 voltage controlled oscillator to provide the feedback clock signal.